pandory500/oleavr-rgl-a500-mini-linux-3.10
2
0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions
oleavr-rgl-a500-mini-linux-.../arch/arm/boot/dts/sun8iw5p1.dtsi
Ole André Vadla Ravnås 169c65d57e Initial commit
2022-05-07 01:01:45 +02:00

1277 lines
33 KiB
Text
Raw Permalink Blame History

/*
* Allwinner Technology CO., Ltd. sun8iw5p1 platform
*
*/
/* kernel used */
/*/memreserve/ A4 - (A4 + L4)*/
/memreserve/ 0x43000000 0x00000800; /* super standby range : [0x43000000~0x43000800], size = 2K */
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/gpio/gpio.h>
#include "sun8iw5p1-clk.dtsi"
#include "sun8iw5p1-pinctrl.dtsi"
/ {
model = "sun8iw5p1";
compatible = "arm,sun8iw5p1", "arm,sun8iw5p1";
interrupt-parent = <&gic>;
#address-cells = <2>;
#size-cells = <2>;
aliases {
serial0 = &uart0;
serial1 = &uart1;
serial2 = &uart2;
serial3 = &uart3;
serial4 = &uart4;
twi0 = &twi0;
twi1 = &twi1;
twi2 = &twi2;
spi0 = &spi0;
spi1 = &spi1;
global_timer0 = &soc_timer0;
cci0 = &csi_cci0;
csi_res0 = &csi_res0;
vfe0 = &csi0;
mmc0 = &sdc0;
mmc2 = &sdc2;
nand0 =&nand0;
disp = &disp;
lcd0 = &lcd0;
pwm = &pwm;
pwm0 = &pwm0;
s_pwm = &s_pwm;
boot_disp = &boot_disp;
charger0 = &charger0;
regulator0 = &regulator0;
};
chosen {
bootargs = "earlyprintk=sunxi-uart,0x01c28000 loglevel=8 initcall_debug=1 console=ttyS0 init=/init";
/*A2 - (A2 + L2)*/
linux,initrd-start = <0x0 0x0>;
linux,initrd-end = <0x0 0x0>;
};
cpus {
#address-cells = <1>;
#size-cells = <0>;
cpu@0 {
device_type = "cpu";
compatible = "arm,cortex-a7";
reg = <0x0>;
cpufreq_tbl = < 480000
600000
720000
816000
912000
1008000
1104000
1152000
1200000
1344000>;
clock-latency = <2000000>;
clock-frequency = <1008000000>;
};
cpu@1 {
device_type = "cpu";
compatible = "arm,cortex-a7";
reg = <0x1>;
clock-frequency = <1008000000>;
};
cpu@2 {
device_type = "cpu";
compatible = "arm,cortex-a7";
reg = <0x2>;
clock-frequency = <1008000000>;
};
cpu@3 {
device_type = "cpu";
compatible = "arm,cortex-a7";
reg = <0x3>;
clock-frequency = <1008000000>;
};
};
n_brom {
compatible = "allwinner,n-brom";
reg = <0x0 0x0 0x0 0xc000>;
};
s_brom {
compatible = "allwinner,s-brom";
reg = <0x0 0x0 0x0 0x10000>;
};
sram_ctrl {
device_type = "sram_ctrl";
compatible = "allwinner,sram_ctrl";
reg = <0x0 0x01c00000 0x0 0x100>; /*sram base*/
};
sram_a1 {
compatible = "allwinner,sram_a1";
reg = <0x0 0x00000000 0x0 0x4000>;
};
sram_a2 {
compatible = "allwinner,sram_a2";
reg = <0x0 0x00040000 0x0 0x14000>;
};
prcm {
compatible = "allwinner,prcm";
reg = <0x0 0x01f01400 0x0 0x400>;
};
cpuscfg {
compatible = "allwinner,cpuscfg";
reg = <0x0 0x01f01c00 0x0 0x400>;
};
ion {
compatible = "allwinner,sunxi-ion";
/*types is list here:
ION_HEAP_TYPE_SYSTEM = 0,
ION_HEAP_TYPE_SYSTEM_CONTIG = 1,
ION_HEAP_TYPE_CARVEOUT = 2,
ION_HEAP_TYPE_CHUNK = 3,
ION_HEAP_TYPE_DMA = 4
**/
system_contig{
type = <1>;
name = "system_contig";
};
cma{
type = <4>;
name = "cma";
};
system{
type = <0>;
name = "system";
};
};
dram: dram {
compatible = "allwinner,dram";
clocks = <&clk_pll_ddr0>;
clock-names = "pll_ddr0";
dram_clk = <672>;
dram_type = <3>;
dram_zq = <0x003F3FDD>;
dram_odt_en = <1>;
dram_para1 = <0x10f41000>;
dram_para2 = <0x00001200>;
dram_mr0 = <0x1A50>;
dram_mr1 = <0x40>;
dram_mr2 = <0x10>;
dram_mr3 = <0>;
dram_tpr0 = <0x04E214EA>;
dram_tpr1 = <0x004214AD>;
dram_tpr2 = <0x10A75030>;
dram_tpr3 = <0>;
dram_tpr4 = <0>;
dram_tpr5 = <0>;
dram_tpr6 = <0>;
dram_tpr7 = <0>;
dram_tpr8 = <0>;
dram_tpr9 = <0>;
dram_tpr10 = <0>;
dram_tpr11 = <0>;
dram_tpr12 = <168>;
dram_tpr13 = <0x823>;
dram_scene_table: dram_scene_table {
compatible = "allwinner,dram_scene_table";
LV_count = <2>;
LV1_scene = <1>;
LV1_freq = <336000000>;
LV2_scene = <2>;
LV2_freq = <224000000>;
};
};
memory@40000000 {
device_type = "memory";
reg = <0x00000000 0x40000000 0x00000000 0x40000000>;
};
/*TODO: */
/*reserved-memory {*/
/*name {*/
/*reg = <A3 L3>;*/
/*}*/
/*}*/
gic: interrupt-controller@1c81000 {
compatible = "arm,cortex-a7-gic";
#interrupt-cells = <3>;
#address-cells = <0>;
device_type = "gic";
interrupt-controller;
reg = <0x0 0x01c81000 0 0x1000>, /* GIC Dist */
<0x0 0x01c82000 0 0x2000>, /* GIC CPU */
<0x0 0x01c84000 0 0x2000>, /* GIC VCPU Control */
<0x0 0x01c86000 0 0x2000>; /* GIC VCPU */
interrupts = <GIC_PPI 9 0xf04>; /* VGIC Maintenence IRQ */
};
sid: sunxi-sid@1c23800 {
compatible = "allwinner,sunxi-sid";
device_type = "sid";
reg = <0x0 0x01c23800 0 0x40>; /* chipid */
};
chipid: sunxi-chipid@1c23800 {
compatible = "allwinner,sunxi-chipid";
device_type = "chipid";
reg = <0x0 0x01c23800 0 0x40>; /* chipid */
};
timer {
compatible = "arm,armv7-timer";
interrupts = <GIC_PPI 13 0xff01>, /* Secure Phys IRQ */
<GIC_PPI 14 0xff01>; /* Non-secure Phys IRQ */
clock-frequency = <24000000>;
};
wdt: watchdog@01c20ca0 {
compatible = "allwinner,sun8i-wdt";
reg = <0x0 0x01c20ca0 0 0x18>;
};
pmu {
compatible = "arm,cortex-a7-pmu";
interrupts = <GIC_SPI 120 4>,
<GIC_SPI 121 4>,
<GIC_SPI 122 4>,
<GIC_SPI 123 4>;
};
dvfs_table: dvfs_table {
compatible = "allwinner,dvfs_table";
extremity_freq = <1536000000>;
vf_table_count = <1>;
max_freq = <1200000000>;
min_freq = <60000000>;
LV_count = <8>;
LV1_freq = <1536000000>;
LV1_volt = <1500>;
LV2_freq = <1296000000>;
LV2_volt = <1340>;
LV3_freq = <1200000000>;
LV3_volt = <1320>;
LV4_freq = <1008000000>;
LV4_volt = <1200>;
LV5_freq = <816000000>;
LV5_volt = <1100>;
LV6_freq = <648000000>;
LV6_volt = <1040>;
LV7_freq = <0>;
LV7_volt = <1040>;
LV8_freq = <0>;
LV8_volt = <1040>;
};
uboot: uboot {
};
gpu_mali400_0: gpu@0x01c40000 {
compatible = "arm,mali-400", "arm,mali-utgard";
reg = <0x0 0x01c40000 0x0 0x10000>;
interrupts = <GIC_SPI 97 4>, <GIC_SPI 98 4>, <GIC_SPI 99 4>, <GIC_SPI 100 4>, <GIC_SPI 102 4>, <GIC_SPI 103 4>;
interrupt-names = "IRQGP", "IRQGPMMU", "IRQPP0", "IRQPPMMU0", "IRQPP1", "IRQPPMMU1";
clocks = <&clk_pll_gpu>, <&clk_gpu>;
};
soc: soc@01c00000 {
compatible = "simple-bus";
#address-cells = <2>;
#size-cells = <2>;
ranges;
device_type = "soc";
dma0:dma-controller@01c02000 {
compatible = "allwinner,sun8i-dma";
reg = <0x0 0x01c02000 0x0 0x1000>;
interrupts = <0 50 4>;
clocks = <&clk_dma>;
#dma-cells = <1>;
};
mbus0:mbus-controller@01c62000 {
compatible = "allwinner,sun8i-mbus";
reg = <0x0 0x01c62000 0x0 0x110>;
#mbus-cells = <1>;
};
arisc {
compatible = "allwinner,sunxi-arisc";
clocks = <&clk_losc>, <&clk_hosc>, <&clk_pll_periph>;
clock-names = "losc", "hosc", "pll_periph0";
};
arisc_space {
compatible = "allwinner,arisc_space";
/* num dst offset size */
space1 = <0x00040000 0x00000000 0x00014000>; /* srama2 code space */
space2 = <0x43080800 0x00018000 0x00004000>; /* dram code space */
space3 = <0x48104000 0x00000000 0x00001000>; /* para space */
space4 = <0x48105000 0x00000000 0x00001000>; /* msgpool space */
};
standby_space {
compatible = "allwinner,standby_space";
/* num dst offset size */
space1 = <0x43000000 0x00000000 0x00000800>; /* super standby para space */
};
msgbox: msgbox@1c17000 {
compatible = "allwinner,msgbox";
clocks = <&clk_msgbox>;
clock-names = "clk_msgbox";
reg = <0x0 0x01c17000 0x0 0x1000>;
interrupts = <GIC_SPI 49 IRQ_TYPE_EDGE_RISING>;
status = "okay";
};
hwspinlock: hwspinlock@1c18000 {
compatible = "allwinner,sunxi-hwspinlock";
reg = <0x0 0x01c18000 0x0 0x1000>;
status = "okay";
num-locks = <8>; /* the number hwspinlock we needed, max 32 */
};
ve: ve@01c0e000 {
compatible = "allwinner,sunxi-cedar-ve";
reg = <0x0 0x01c0e000 0x0 0x1000>,
<0x0 0x01c00000 0x0 0x10>,
<0x0 0x01c20000 0x0 0x800>;
interrupts = <GIC_SPI 58 4>;
clocks = <&clk_pll_ve>,<&clk_ve>;
};
s_uart0: s_uart@1f02800 {
compatible = "allwinner,s_uart";
reg = <0x0 0x01f02800 0x0 0x400>;
interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
pinctrl-names = "default";
pinctrl-0 = <&s_uart0_pins_a>;
status = "okay";
};
s_rsb0: s_rsb@1f03400 {
compatible = "allwinner,s_rsb";
reg = <0x0 0x01f03400 0x0 0x400>;
interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>;
pinctrl-names = "default";
pinctrl-0 = <&s_rsb0_pins_a>;
status = "okay";
};
s_jtag0: s_jtag0 {
compatible = "allwinner,s_jtag";
pinctrl-names = "default";
pinctrl-0 = <&s_jtag0_pins_a>;
status = "disable";
};
s_powchk: s_powchk {
compatible = "allwinner,s_powchk";
s_power_reg = <0x00880010>;
s_system_power = <50>;
status = "okay";
};
s_cpucfg: s_cpucfg@1f01c00 {
compatible = "allwinner,s_cpuscfg";
reg = <0x0 0x01f01c00 0x0 0x400>;
status = "okay";
};
soc_timer0: timer@1c20c00 {
compatible = "allwinner,sunxi-timer";
device_type = "timer";
reg = <0x0 0x01c20c00 0x0 0x90>;
interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>;
clock-frequency = <24000000>;
timer-prescale = <16>;
};
rtc: rtc@01f00000 {
compatible = "allwinner,sun8iw5-rtc";
device_type = "rtc";
reg = <0x0 0x1f00000 0x0 0x200>;
interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>;
gpr_offset = <0x100>;
gpr_len = <4>;
};
uart0: uart@01c28000 {
compatible = "allwinner,sun8i-uart";
device_type = "uart0";
reg = <0x0 0x01c28000 0x0 0x400>;
interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clk_uart0>;
pinctrl-names = "default", "sleep";
pinctrl-0 = <&uart0_pins_a>;
pinctrl-1 = <&uart0_pins_b>;
uart0_port = <0>;
uart0_type = <2>;
status = "disabled";
};
uart1: uart@01c28400 {
compatible = "allwinner,sun8i-uart";
device_type = "uart1";
reg = <0x0 0x01c28400 0x0 0x400>;
interrupts = <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clk_uart1>;
pinctrl-names = "default", "sleep";
pinctrl-0 = <&uart1_pins_a>;
pinctrl-1 = <&uart1_pins_b>;
uart1_port = <1>;
uart1_type = <4>;
status = "disabled";
};
uart2: uart@01c28800 {
compatible = "allwinner,sun8i-uart";
device_type = "uart2";
reg = <0x0 0x01c28800 0x0 0x400>;
interrupts = <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clk_uart2>;
pinctrl-names = "default", "sleep";
pinctrl-0 = <&uart2_pins_a>;
pinctrl-1 = <&uart2_pins_b>;
uart2_port = <2>;
uart2_type = <4>;
status = "disabled";
};
uart3: uart@01c28c00 {
compatible = "allwinner,sun8i-uart";
device_type = "uart3";
reg = <0x0 0x01c28c00 0x0 0x400>;
interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clk_uart3>;
pinctrl-names = "default", "sleep";
pinctrl-0 = <&uart3_pins_a>;
pinctrl-1 = <&uart3_pins_b>;
uart3_port = <3>;
uart3_type = <4>;
status = "disabled";
};
uart4: uart@01c29000 {
compatible = "allwinner,sun8i-uart";
device_type = "uart4";
reg = <0x0 0x01c29000 0x0 0x400>;
interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clk_uart4>;
pinctrl-names = "default", "sleep";
pinctrl-0 = <&uart4_pins_a>;
pinctrl-1 = <&uart4_pins_b>;
uart4_port = <4>;
uart4_type = <4>;
status = "disabled";
};
pmu0: pmu@0{
interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
status = "okay";
powerkey0: powerkey@0{
status = "okay";
};
regulator0: regulator@0{
status = "okay";
};
axp_gpio0: axp_gpio@0{
gpio-controller;
#size-cells = <0>;
#gpio-cells = <6>;
status = "okay";
};
charger0: charger@0{
status = "okay";
};
};
twi0: twi@0x01c2ac00{
#address-cells = <1>;
#size-cells = <0>;
compatible = "allwinner,sun8i-twi";
device_type = "twi0";
reg = <0x0 0x01c2ac00 0x0 0x400>;
interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clk_twi0>;
clock-frequency = <400000>;
pinctrl-names = "default", "sleep";
pinctrl-0 = <&twi0_pins_a>;
pinctrl-1 = <&twi0_pins_b>;
status = "okay";
};
twi1: twi@0x01c2b000{
#address-cells = <1>;
#size-cells = <0>;
compatible = "allwinner,sun8i-twi";
device_type = "twi1";
reg = <0x0 0x01c2b000 0x0 0x400>;
interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clk_twi1>;
clock-frequency = <200000>;
pinctrl-names = "default", "sleep";
pinctrl-0 = <&twi1_pins_a>;
pinctrl-1 = <&twi1_pins_b>;
status = "okay";
};
twi2: twi@0x01c2b400{
#address-cells = <1>;
#size-cells = <0>;
compatible = "allwinner,sun8i-twi";
device_type = "twi2";
reg = <0x0 0x01c2b400 0x0 0x400>;
interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clk_twi2>;
clock-frequency = <200000>;
pinctrl-names = "default", "sleep";
pinctrl-0 = <&twi2_pins_a>;
pinctrl-1 = <&twi2_pins_b>;
status = "okay";
};
spi0: spi@01c68000 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "allwinner,sun8i-spi";
device_type = "spi0";
reg = <0x0 0x01c68000 0x0 0x1000>;
interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clk_pll_periph>, <&clk_spi0>;
clock-frequency = <100000000>;
pinctrl-names = "default", "sleep";
pinctrl-0 = <&spi0_pins_a &spi0_pins_b>;
pinctrl-1 = <&spi0_pins_c>;
spi0_cs_number = <1>;
spi0_cs_bitmap = <1>;
status = "okay";
};
spi1: spi@01c69000 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "allwinner,sun8i-spi";
device_type = "spi1";
reg = <0x0 0x01c69000 0x0 0x1000>;
interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clk_pll_periph>, <&clk_spi1>;
clock-frequency = <100000000>;
pinctrl-names = "default", "sleep";
pinctrl-0 = <&spi1_pins_a &spi1_pins_b>;
pinctrl-1 = <&spi1_pins_c>;
spi1_cs_number = <1>;
spi1_cs_bitmap = <1>;
status = "okay";
};
usbc0:usbc0@0 {
device_type = "usbc0";
compatible = "allwinner,sunxi-otg-manager";
usb_port_type = <2>;
usb_detect_type = <1>;
usb_detect_mode = <0>;
usb_id_gpio;
usb_det_vbus_gpio;
usb_drv_vbus_gpio;
usb_host_init_state = <0>;
usb_regulator_io = "nocare";
usb_wakeup_suspend = <0>;
usb_luns = <3>;
usb_serial_unique = <0>;
usb_serial_number = "20080411";
rndis_wceis = <1>;
status = "okay";
};
udc:udc-controller@0x01c19000 {
compatible = "allwinner,sunxi-udc";
reg = <0x0 0x01c19000 0x0 0x1000>, /*udc base*/
<0x0 0x01c00000 0x0 0x100>; /*sram base*/
interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clk_usbphy0>, <&clk_usbotg>;
status = "okay";
};
hcd0:hcd0-controller@0x01c19000 {
compatible = "allwinner,sunxi-hcd0";
reg = <0x0 0x01c19000 0x0 0x1000>, /*udc base*/
<0x0 0x01c00000 0x0 0x100>; /*sram base*/
interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clk_usbphy0>, <&clk_usbotg>;
status = "okay";
};
usbc1:usbc1@0 {
device_type = "usbc1";
usb_drv_vbus_gpio;
usb_host_init_state = <1>;
usb_regulator_io = "nocare";
usb_wakeup_suspend = <0>;
status = "okay";
};
ehci0:ehci0-controller@0x01c1a000 {
compatible = "allwinner,sunxi-ehci0";
reg = <0x0 0x01c1a000 0x0 0xFFF>, /*hci0 base*/
<0x0 0x01c00000 0x0 0x100>, /*sram base*/
<0x0 0x01c19000 0x0 0x1000>; /*otg base*/
interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clk_usbphy1>, <&clk_usbehci>;
hci_ctrl_no = <1>;
status = "okay";
};
ohci0:ohci0-controller@0x01c1a400 {
compatible = "allwinner,sunxi-ohci0";
reg = <0x0 0x01c1a000 0x0 0xFFF>, /*hci0 base*/
<0x0 0x01c00000 0x0 0x100>, /*sram base*/
<0x0 0x01c19000 0x0 0x1000>; /*otg base*/
interrupts = <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clk_usbphy1>, <&clk_usbohci>;
hci_ctrl_no = <1>;
status = "okay";
};
codec:codec@0x01c22c00 {
compatible = "allwinner,sunxi-internal-codec";
gpio-spk = <&pio PH 9 1 1 1 1>;
clocks = <&clk_pll_audio>,<&clk_adda>,<&clk_pll_audiox4>;
headphone_vol = <0x3b>;
earpiece_vol = <0x3b>;
cap_vol = <0x5>;
headset_mic_vol = <0x6>;
main_mic_vol = <0x6>;
pa_double_used = <0x0>;
pa_single_vol = <0x3b>;
pa_double_vol = <0x3b>;
DAC_VOL_CTRL_SPK = <0xa0a0>;
DAC_VOL_CTRL_HEADPHONE = <0xa0a0>;
headphone_mute_used = <0x0>;
headphone_direct_used = <0x0>;
audio_hp_ldo = "none";
agc_used = <0x0>;
drc_used = <0x0>;
aif2_used = <0x0>;
aif3_used = <0x0>;
status = "okay";
};
i2s0:i2s0 {
compatible = "allwinner,sunxi-i2s0";
pinctrl-names = "default","sleep";
pinctrl-0 = <&daudio0_pins_a>;
pinctrl-1 = <&daudio0_pins_b>;
clocks = <&clk_pll_audiox8>,<&clk_pll_audio>,<&clk_i2s0>;
i2s0_channel = <0x2>;
i2s0_master = <0x4>;
i2s0_select = <0x1>;
audio_format = <0x1>;
signal_inversion = <0x1>;
over_sample_rate = <512>;
sample_resolution = <16>;
word_select_size = <32>;
pcm_sync_period = <256>;
msb_lsb_first = <0>;
sign_extend = <0>;
slot_index = <0>;
slot_width = <16>;
frame_width = <1>;
tx_data_mode = <1>;
rx_data_mode = <1>;
status = "okay";
};
i2s1:i2s1 {
compatible = "allwinner,sunxi-i2s1";
pinctrl-names = "default","sleep";
pinctrl-0 = <&daudio1_pins_a>;
pinctrl-1 = <&daudio1_pins_b>;
clocks = <&clk_pll_audiox8>,<&clk_pll_audio>,<&clk_i2s1>;
i2s1_channel = <0x2>;
i2s1_master = <0x4>;
i2s1_select = <0x1>;
audio_format = <0x1>;
signal_inversion = <0x1>;
over_sample_rate = <512>;
sample_resolution = <16>;
word_select_size = <32>;
pcm_sync_period = <256>;
msb_lsb_first = <0>;
sign_extend = <0>;
slot_index = <0>;
slot_width = <16>;
frame_width = <1>;
tx_data_mode = <1>;
rx_data_mode = <1>;
status = "okay";
};
sndi2s0:sound@0{
compatible = "allwinner,sunxi-sndi2s0";
sunxi,i2s0-controller = <&i2s0>;
status = "okay";
};
sndi2s1:sound@1{
compatible = "allwinner,sunxi-sndi2s1";
sunxi,i2s1-controller = <&i2s1>;
status = "okay";
};
sdc2: sdmmc@01C11000 {
compatible = "allwinner,sunxi-mmc-v4p10x";
device_type = "sdc2";
reg = <0x0 0x01C11000 0x0 0x1000>;
interrupts = <GIC_SPI 62 0x0104>; /* */
clocks = <&clk_hosc>,<&clk_pll_periph>,<&clk_sdmmc2_module>,<&clk_sdmmc2_mode>,<&clk_sdmmc2_bus>,<&clk_sdmmc2_rst>;
clock-names = "osc24m","pll_periph","mmc","sdmmc2mod","ahb","rst";
pinctrl-names = "default","sleep";
pinctrl-0 = <&sdc2_pins_a>;
pinctrl-1 = <&sdc2_pins_b>;
bus-width = <8>;
/*mmc-ddr-1_8v;*/
/*mmc-hs200-1_8v;*/
/*mmc-hs400-1_8v;*/
/*non-removable;*/
/*max-frequency = <200000000>;*/
max-frequency = <50000000>;
/*-- speed mode --*/
/*sm0: DS26_SDR12*/
/*sm1: HSSDR52_SDR25*/
/*sm2: HSDDR52_DDR50*/
/*sm3: HS200_SDR104*/
/*sm4: HS400*/
/*-- frequency point --
/*f0: CLK_400K*/
/*f1: CLK_25M*/
/*f2: CLK_50M*/
/*f3: CLK_100M*/
/*f4: CLK_150M*/
/*f5: CLK_200M*/
sdc_tm4_sm0_freq0 = <0>;
sdc_tm4_sm0_freq1 = <0>;
sdc_tm4_sm1_freq0 = <0x00000000>;
sdc_tm4_sm1_freq1 = <0>;
sdc_tm4_sm2_freq0 = <0x00000000>;
sdc_tm4_sm2_freq1 = <0>;
sdc_tm4_sm3_freq0 = <0x05000000>;
sdc_tm4_sm3_freq1 = <0x00000005>;
sdc_tm4_sm4_freq0 = <0x00050000>;
sdc_tm4_sm4_freq1 = <0x00000004>;
/*vmmc-supply = <&reg_3p3v>;*/
/*vqmc-supply = <&reg_3p3v>;*/
/*vdmc-supply = <&reg_3p3v>;*/
/*vmmc = "vcc-card";*/
/*vqmc = "";*/
/*vdmc = "";*/
/*sunxi-power-save-mode;*/
/*status = "disabled";*/
status = "okay";
};
sdc0: sdmmc@01c0f000 {
compatible = "allwinner,sunxi-mmc-v4p00x";
device_type = "sdc0";
reg = <0x0 0x01c0f000 0x0 0x1000>; /* only sdmmc0 */
interrupts = <GIC_SPI 60 0x0104>; /* */
clocks = <&clk_hosc>,<&clk_pll_periph>,<&clk_sdmmc0_mod>,<&clk_sdmmc0_bus>,<&clk_sdmmc0_rst>;
clock-names = "osc24m","pll_periph","mmc","ahb","rst";
pinctrl-names = "default","sleep";
pinctrl-0 = <&sdc0_pins_a>;
pinctrl-1 = <&sdc0_pins_b>;
max-frequency = <50000000>;
bus-width = <4>;
/*broken-cd;*/
/*non-removable;*/
/*cd-inverted*/
cd-gpios = <&pio PF 6 0 1 2 0>;
/* vmmc-supply = <&reg_3p3v>;*/
/* vqmc-supply = <&reg_3p3v>;*/
/* vdmc-supply = <&reg_3p3v>;*/
/*vmmc = "vcc-card";*/
/*vqmc = "";*/
/*vdmc = "";*/
/*sd-uhs-sdr50;*/
/*sd-uhs-ddr50;*/
/*cap-sdio-irq;*/
/*keep-power-in-suspend;*/
/*ignore-pm-notify;*/
/*sunxi-power-save-mode;*/
/*sunxi-dly-400k = <1 0 0 0>; */
sunxi-dly-26M = <0 0 0 0 4>;
/*sunxi-dly-52M = <1 0 0 0>;*/
/*sunxi-dly-52M-ddr4 = <1 0 0 0>;*/
/*sunxi-dly-52M-ddr8 = <1 0 0 0>;*/
/*sunxi-dly-104M = <1 0 0 0>;*/
/*sunxi-dly-208M = <1 0 0 0>;*/
/*sunxi-dly-104M-ddr = <1 0 0 0>;*/
/*sunxi-dly-208M-ddr = <1 0 0 0>;*/
status = "okay";
/*status = "disabled";*/
};
sdc1: sdmmc@1C10000 {
compatible = "allwinner,sunxi-mmc-v4p00x";
device_type = "sdc1";
reg = <0x0 0x1C10000 0x0 0x1000>;
interrupts = <GIC_SPI 61 0x0104>; /* */
clocks = <&clk_hosc>,<&clk_pll_periph>,<&clk_sdmmc1_mod>,<&clk_sdmmc1_bus>,<&clk_sdmmc1_rst>;
clock-names = "osc24m","pll_periph","mmc","ahb","rst";
pinctrl-names = "default","sleep";
pinctrl-0 = <&sdc1_pins_a>;
pinctrl-1 = <&sdc1_pins_b>;
max-frequency = <50000000>;
bus-width = <4>;
/*broken-cd;*/
/*cd-inverted*/
/*cd-gpios = <&pio PG 6 6 1 2 0>;*/
/* vmmc-supply = <&reg_3p3v>;*/
/* vqmc-supply = <&reg_3p3v>;*/
/* vdmc-supply = <&reg_3p3v>;*/
/*vmmc = "vcc-card";*/
/*vqmc = "";*/
/*vdmc = "";*/
/*sd-uhs-sdr50;*/
/*sd-uhs-ddr50;*/
/*sd-uhs-sdr104;*/
/*cap-sdio-irq;*/
/*keep-power-in-suspend;*/
/*ignore-pm-notify;*/
/*sunxi-power-save-mode;*/
/*sunxi-dly-400k = <1 0 0 0 0>; */
/*sunxi-dly-26M = <1 0 0 0 0>;*/
/*sunxi-dly-52M = <1 0 0 0 0>;*/
/*sunxi-dly-52M-ddr4 = <1 0 0 0 2>;*/
/*sunxi-dly-52M-ddr8 = <1 0 0 0 0>;*/
/*sunxi-dly-104M = <1 0 0 0 1>;*/
/*sunxi-dly-208M = <1 1 0 0 0>;*/
/*sunxi-dly-208M = <1 0 0 0 1>;*/
/*sunxi-dly-104M-ddr = <1 0 0 0 0>;*/
/*sunxi-dly-208M-ddr = <1 0 0 0 0>;*/
/*status = "okay";*/
status = "disabled";
};
disp: disp@01000000 {
compatible = "allwinner,sunxi-disp";
/* de - [device(tcon-top)] - lcd0/1/2.. - dsi */
reg = <0x0 0x01e00000 0x0 0x8027c>, /*de*/
<0x0 0x01c0c000 0x0 0x03fc>, /*tcon0*/
<0x0 0x01ca0000 0x0 0x10fc>; /*dsi*/
/* lcd0/1/2.. - dsi */
interrupts = <GIC_SPI 86 0x20>, /*for lcd0*/
<GIC_SPI 89 0x20>, /*for dsi*/
<GIC_SPI 95 0x20>; /*for debe0*/
/* de - [device(tcon-top)] - lcd0/1/2.. - dsi - lvds - other */
clocks = <&clk_debe0>,<&clk_defe0>,<&clk_lcd0ch0>,
<&clk_mipidsi>,<&clk_mipidphy>,<&clk_lvds>,
<&clk_drc0>,<&clk_sat>;
boot_disp = <0>;
fb_base = <0>;
status = "okay";
};
lcd0: lcd0@01c0c000 {
compatible = "allwinner,sunxi-lcd0";
pinctrl-names = "active","sleep";
status = "okay";
};
pwm: pwm@01c21400 {
compatible = "allwinner,sunxi-pwm";
reg = <0x0 0x01c21400 0x0 0x154>;
pwm-number = <1>;
pwm-base = <0x0>;
pwms = <&pwm0>;
};
pwm0: pwm0@01c21400 {
compatible = "allwinner,sunxi-pwm0";
pinctrl-names = "active", "sleep";
reg_base = <0x01c21400>;
reg_busy_offset = <0x00>;
reg_busy_shift = <28>;
reg_enable_offset = <0x00>;
reg_enable_shift = <4>;
reg_clk_gating_offset = <0x00>;
reg_clk_gating_shift = <6>;
reg_bypass_offset = <0x00>;
reg_bypass_shift = <9>;
reg_pulse_start_offset = <0x00>;
reg_pulse_start_shift = <8>;
reg_mode_offset = <0x00>;
reg_mode_shift = <7>;
reg_polarity_offset = <0x00>;
reg_polarity_shift = <5>;
reg_period_offset = <0x04>;
reg_period_shift = <16>;
reg_period_width = <16>;
reg_active_offset = <0x04>;
reg_active_shift = <0>;
reg_active_width = <16>;
reg_prescal_offset = <0x00>;
reg_prescal_shift = <0>;
reg_prescal_width = <4>;
};
s_pwm: s_pwm@1f03800 {
compatible = "allwinner,sunxi-s_pwm";
reg = <0x0 0x01f03800 0x0 0x3c>;
pwm-number = <1>;
pwm-base = <0x10>;
pwms = <&spwm0>;
};
spwm0: spwm0@0x01f03800 {
compatible = "allwinner,sunxi-pwm16";
pinctrl-names = "active", "sleep";
reg_base = <0x01f03800>;
reg_busy_offset = <0x00>;
reg_busy_shift = <28>;
reg_enable_offset = <0x00>;
reg_enable_shift = <4>;
reg_clk_gating_offset = <0x00>;
reg_clk_gating_shift = <6>;
reg_bypass_offset = <0x00>;
reg_bypass_shift = <9>;
reg_pulse_start_offset = <0x00>;
reg_pulse_start_shift = <8>;
reg_mode_offset = <0x00>;
reg_mode_shift = <7>;
reg_polarity_offset = <0x00>;
reg_polarity_shift = <5>;
reg_period_offset = <0x04>;
reg_period_shift = <16>;
reg_period_width = <16>;
reg_active_offset = <0x04>;
reg_active_shift = <0>;
reg_active_width = <16>;
reg_prescal_offset = <0x00>;
reg_prescal_shift = <0>;
reg_prescal_width = <4>;
};
soc_tr: tr@01000000 {
compatible = "allwinner,sun8iw6-tr";
reg = <0x0 0x01000000 0x0 0x000200bc>;
interrupts = <GIC_SPI 92 0x0104>;
clocks = <&clk_debe0>;
status = "okay";
};
boot_disp: boot_disp {
compatible = "allwinner,boot_disp";
};
csi_cci0:cci@0x01cb3000 {
compatible = "allwinner,sunxi-csi_cci";
reg = <0x0 0x01cb3000 0x0 0x1000>; /*0x01cb3000--0x01cb4000*/
interrupts = <GIC_SPI 85 4>;/*SUNXI_IRQ_CSI0_CCI (SUNXI_GIC_START + 85) = 117*/
status = "okay";
};
csi_res0:csi_res@0x01cb0000 {
compatible = "allwinner,sunxi-csi";
reg = <0x0 0x01cb0000 0x0 0x1000>;/*0x01cb0000--0x01cb1000*/
clocks = <&clk_csi_s>, <&clk_csi_m>,<&clk_csi_misc>,
<&clk_pll_periph>,<&clk_pll_periph>,<&clk_pll_periph>;
clocks-index = <0 1 2 3 4 5>;
status = "okay";
};
csi0:vfe@0 {
device_type= "csi0";
compatible = "allwinner,sunxi-vfe";
interrupts = <GIC_SPI 84 4>;/*SUNXI_IRQ_CSI0 (SUNXI_GIC_START + 84 ) = 116*/
pinctrl-names = "default","sleep";
pinctrl-0 = <&csi0_pins_a>;
pinctrl-1 = <&csi0_pins_b>;
cci_sel = <0>;
csi_sel = <0>;
mipi_sel = <0>;
isp_sel = <0>;
csi0_sensor_list = <0>;
csi0_mck = <&pio PD 9 1 0 1 0>; /*PD9 .mul_sel = 1, .pull = 0, .drv_level = 1, .data = 0*/
status = "okay";
csi0_dev0:dev@0{
csi0_dev0_mname = "ov5640";
csi0_dev0_twi_addr = <0x78>;
csi0_dev0_pos = "rear";
csi0_dev0_isp_used = <0>;
csi0_dev0_fmt = <0>;
csi0_dev0_stby_mode = <0>;
csi0_dev0_vflip = <0>;
csi0_dev0_hflip = <0>;
csi0_dev0_iovdd = "iovdd-csi";
csi0_dev0_iovdd_vol = <2800000>;
csi0_dev0_avdd = "avdd-csi";
csi0_dev0_avdd_vol = <2800000>;
csi0_dev0_dvdd = "dvdd-csi-18";
csi0_dev0_dvdd_vol = <1500000>;
csi0_dev0_afvdd = "afvcc-csi";
csi0_dev0_afvdd_vol = <2800000>;
csi0_dev0_power_en = <>;
csi0_dev0_reset = <&pio PB 03 1 0 1 0>; /*PB03 .mul_sel = 1, .pull = 0, .drv_level = 1, .data = 0*/
csi0_dev0_pwdn = <&pio PB 10 1 0 1 0>; /*PB10 .mul_sel = 1, .pull = 0, .drv_level = 1, .data = 0*/
csi0_dev0_flash_en = <>;
csi0_dev0_flash_mode = <>;
csi0_dev0_af_pwdn = <>;
csi0_dev0_act_used = <0>;
csi0_dev0_act_name = "ad5820_act";
csi0_dev0_act_slave = <0x18>;
status = "okay";
};
csi0_dev1:dev@1{
csi0_dev1_mname = "";
csi0_dev1_twi_addr = <0x78>;
csi0_dev1_pos = "rear";
csi0_dev1_isp_used = <1>;
csi0_dev1_fmt = <0>;
csi0_dev1_stby_mode = <0>;
csi0_dev1_vflip = <0>;
csi0_dev1_hflip = <0>;
csi0_dev1_iovdd = "iovdd-csi";
csi0_dev1_iovdd_vol = <2800000>;
csi0_dev1_avdd = "avdd-csi";
csi0_dev1_avdd_vol = <2800000>;
csi0_dev1_dvdd = "dvdd-csi-18";
csi0_dev1_dvdd_vol = <1500000>;
csi0_dev1_afvdd = "afvcc-csi";
csi0_dev1_afvdd_vol = <2800000>;
csi0_dev1_power_en = <>;
csi0_dev1_reset = <>;
csi0_dev1_pwdn = <>;
csi0_dev1_flash_en = <>;
csi0_dev1_flash_mode = <>;
csi0_dev1_af_pwdn = <>;
csi0_dev1_act_used = <0>;
csi0_dev1_act_name = "ad5820_act";
csi0_dev1_act_slave = <0x18>;
status = "disabled";
};
};
Vdevice: vdevice@0{
compatible = "allwinner,sun8i-vdevice";
device_type = "Vdevice";
pinctrl-names = "default";
pinctrl-0 = <&vdevice_pins_a>;
test-gpios = <&pio PB 2 1 2 2 1>;
status = "okay";
};
cryptoengine: ce@1c15000 {
compatible = "allwinner,sunxi-ce";
device_name = "ce";
reg = <0x0 0x01c15000 0x0 0x210>;
interrupts = <GIC_SPI 80 0xff01>;
clock-frequency = <200000000>; /* 200 MHz */
clocks = <&clk_ss>, <&clk_pll_periph>;
};
nmi:nmi@0{
compatible = "allwinner,sunxi-nmi";
reg = <0x0 0x01c00000 0x0 0x100>;
nmi_irq_ctrl = <0xd0>;
nmi_irq_en = <0xd4>;
nmi_irq_status = <0xd8>;
status = "okay";
};
nand0:nand0@01c03000 {
compatible = "allwinner,sun8iw5-nand";
device_type = "nand0";
reg = <0x0 0x01c03000 0x0 0x1000>; /* nand0 */
interrupts = <GIC_SPI 70 0x04>;
clocks = <&clk_pll_periph>,<&clk_nand>;
pinctrl-names = "default", "sleep";
pinctrl-0 = <&nand0_pins_a &nand0_pins_b>;
pinctrl-1 = <&nand0_pins_c>;
nand0_regulator1 = "vcc-nand";
nand0_regulator2 = "none";
nand0_cache_level = <0x55aaaa55>;
nand0_flush_cache_num = <0x55aaaa55>;
nand0_capacity_level = <0x55aaaa55>;
nand0_id_number_ctl = <0x55aaaa55>;
nand0_print_level = <0x55aaaa55>;
nand0_p0 = <0x55aaaa55>;
nand0_p1 = <0x55aaaa55>;
nand0_p2 = <0x55aaaa55>;
nand0_p3 = <0x55aaaa55>;
status = "okay";
};
sunxi_thermal_sensor:thermal_sensor{
compatible = "allwinner,thermal_sensor";
reg = <0x0 0x01c25000 0x0 0x3ff>;
interrupts = <GIC_SPI 31 IRQ_TYPE_NONE>;
clocks = <&clk_hosc>;
sensor_num = <1>;
shut_temp= <110>;
status = "okay";
combine0:combine0{
#thermal-sensor-cells = <1>;
combine_cnt = <1>;
combine_type = "max";
combine_chn = <0>;
};
};
cpu_budget_cooling:cpu_budget_cool{
compatible = "allwinner,budget_cooling";
#cooling-cells = <2>;
status = "okay";
state_cnt = <8>;
cluster_num = <1>;
state0 = <1200000 4>;
state1 = <1152000 4>;
state2 = <1008000 4>;
state3 = <912000 4>;
state4 = <816000 4>;
state5 = <600000 4>;
state6 = <600000 2>;
state7 = <600000 1>;
};
thermal-zones{
soc_thermal{
polling-delay-passive = <1000>;
polling-delay = <10000>;
thermal-sensors = <&combine0 0>;
trips{
cpu_trip0:t0{
temperature = <50>;
type = "passive";
hysteresis = <0>;
};
cpu_trip1:t1{
temperature = <60>;
type = "passive";
hysteresis = <0>;
};
cpu_trip2:t2{
temperature = <70>;
type = "passive";
hysteresis = <0>;
};
cpu_trip3:t3{
temperature = <85>;
type = "passive";
hysteresis = <0>;
};
cpu_trip4:t4{
temperature = <95>;
type = "passive";
hysteresis = <0>;
};
cpu_trip5:t5{
temperature = <105>;
type = "passive";
hysteresis = <0>;
};
crt_trip:t9{
temperature = <110>;
type = "critical";
hysteresis = <0>;
};
};
cooling-maps{
bind0{
contribution = <0>;
trip = <&cpu_trip0>;
cooling-device = <&cpu_budget_cooling 1 1>;
};
bind1{
contribution = <0>;
trip = <&cpu_trip1>;
cooling-device = <&cpu_budget_cooling 2 2>;
};
bind2{
contribution = <0>;
trip = <&cpu_trip2>;
cooling-device = <&cpu_budget_cooling 3 3>;
};
bind3{
contribution = <0>;
trip = <&cpu_trip3>;
cooling-device = <&cpu_budget_cooling 4 5>;
};
bind4{
contribution = <0>;
trip = <&cpu_trip4>;
cooling-device = <&cpu_budget_cooling 6 6>;
};
bind5{
contribution = <0>;
trip = <&cpu_trip5>;
cooling-device = <&cpu_budget_cooling 7 7>;
};
};
};
};
gpadc:gpadc{
compatible = "allwinner,sunxi-gpadc";
reg = <0x0 0x01c25400 0x0 0x400>;
interrupts = <GIC_SPI 35 IRQ_TYPE_NONE>;
/* FIXME: no such clocks
clocks = <&clk_gpadc>;
*/
status = "okay";
};
keyboard0:keyboard{
compatible = "allwinner,keyboard_1350mv";
reg = <0x0 0x01f03c00 0x0 0x3ff>;
interrupts = <GIC_SPI 42 IRQ_TYPE_NONE>;
status = "okay";
key_cnt = <4>;
key0 = <190 115>;
key1 = <390 114>;
key2 = <600 102>;
key3 = <800 158>;
};
wlan:wlan {
compatible = "allwinner,sunxi-wlan";
interrupts = <GIC_SPI 107 IRQ_TYPE_NONE>; /* WLAN irq = 107 + SUNXI_GIC_START = 139*/
wlan_pa_power = "vcc-wifi-33";
wlan_core_power = "vcc-wifi-18";
wlan_busnum = <1>;
status = "okay";
};
bluetooth: bluetooth {
compatible = "allwinner,sunxi-bt";
status = "okay";
};
};
};
Reference in a new issue View git blame Copy permalink